4 publicaciones de empleo destacadas de architecture designer en barcelona barcelona provincia (¡Están contratando!)

Senior Formal Verification Engineer - Vector Unit (VU)
Semidynamics —Barcelona, Barcelona provincia
- Microsoft Word
- Doctorado
- Informática
Lead Android Automotive Framework Developer
Luxoft —Barcelona, Barcelona provincia
- Español
- Inglés
- Java
8d
AI & Process Automation Engineer (Agents, Automation & Digitalisation)
Zurich Insurance —Barcelona, Barcelona provincia
- Jornada completa
- Español
- Microsoft Excel
- Inglés
Backend Developer Python, Django y Golang.
Kenos Technology —Barcelona, Barcelona provincia
- Jornada completa
- Trabajo híbrido
- DevOps
- Inglés
- AWS

Quiero recibir la alerta de empleo más reciente de architecture designer en barcelona barcelona provincia

Al iniciar sesión en tu cuenta, aceptas las Condiciones del servicio de SimplyHired, nuestra Política sobre cookies y nuestra Política de privacidad.

Explorar empleos en más ubicaciones

architecture designer jobs near barcelona barcelona provincia

Empleos de Verification Engineer en Barcelona, Barcelona Provincia

Empleos de Android Developer en Barcelona, Barcelona Provincia

Empleos de Back End Developer en Barcelona, Barcelona Provincia

Empleos de Automation Engineer en Barcelona, Barcelona Provincia

Empleos de Hardware Engineer en Barcelona, Barcelona Provincia

Empleos de Materials Engineer en Madrid, Madrid Provincia

Empleos de Android Developer en A Baña, A Coruña Provincia

Empleos de Ruby On Rails Developer en Barcelona, Barcelona Provincia

Empleos de Android Developer en 41019 Sevilla, Sevilla Provincia

Empleos de Android Developer en Barcelona Provincia

Empleos de Android Developer en 15180 Alvedro, A Coruña Provincia

Empleos de Business Intelligence Developer A en Badalona, Barcelona Provincia

Empleos de Back End Developer en Málaga, Málaga Provincia

Empleos de Back End Developer en Madrid, Madrid Provincia

Empleos de Hotel Back Office en Barcelona, Barcelona Provincia

Empleos de It Systems Engineer en Barcelona, Barcelona Provincia

Empleos de Automation Engineer en Toledo Provincia

Empleos de Qa Automation en Valencia, Valencia Provincia

Empleos de Automation Engineer en Barcelona Provincia

Senior Formal Verification Engineer - Vector Unit (VU)

Semidynamics
Barcelona, Barcelona provincia

Solicitar ahora

Detalles del empleo

Cualificaciones

Microsoft Word
Doctorado
Informática
Máster
Bash
Scripting
Python
Shell Scripting

Descripción completa del empleo

ID: FVE-1

Description

We are seeking a Senior Formal Verification (FV) Engineer to own the formal verification environment for our next-generation, high-performance Out-of-Order (OoO) RISC-V Vector Unit (VU). Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. In this position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline. You will work side-by-side with VU microarchitects to hunt down deep corner-case bugs and achieve formal sign-off on high-complexity arithmetic and execution blocks.

Key Responsibilities

Block-Level Execution & Convergence Engineering (90%)

End-to-End Testbench Ownership: Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating-Point Units).
Datapath & Arithmetic Verification: Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify complex IEEE-754 floating-point and integer vector arithmetic units.
Proof Convergence Management: Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions using advanced reduction techniques (e.g., case-splitting, black-boxing, and abstraction modeling).
RISC-V Vector Compliance: Develop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC-V Vector (V) Extension specification.
Simulation Partnership: Collaborate closely with VU simulation engineers to define a razor-sharp boundary between simulation and formal verification, ensuring maximum bug-hunting efficiency and zero coverage gaps.

Embedded Mentorship & Best Practices (10%)

Formal-Friendly Design: Partner with VU microarchitects during early-stage RTL development to drive formal-friendly coding styles and structural design patterns.
SVA Propagation: Review and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block-level assertions within the VU team.

Requirements

Must Have

Education: B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic.
Experience: 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) with a strong, proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines.
Collaboration Style: A self-driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block-level team, and can translate complex proof counter-examples into actionable bugs for designers.
Datapath Validation Focus: Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling. Familiarity with control-path formal techniques (liveness, safety properties) is highly welcome.
Vector Microarchitecture: Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware. Experience with Out-of-Order execution mechanics is a plus.
Formal Tools: Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) and their specialized mathematical/datapath apps.
Languages: Native fluency in SystemVerilog and SystemVerilog Assertions (SVA). Scripting proficiency (Python, Tcl, or Bash) for testbench automation.

Nice to Have

RISC-V Core Verification.
RISC-V Ecosystem: Familiarity with the RISC-V Architecture, specifically the Vector (V) and Floating-Point (F/D) extension ecosystems.
Emulation platforms (Veloce, ZeBu).
Core/Bus interface protocols (e.g., AXI/CHI).

Essential Soft Skills

An adversarial, gap-seeking mindset — instinctively asks "who actually checks this?" — with a strong umbrella view of the whole core.
Clear communication across DV, design, and software teams; writes verification plans others can follow.

Why Seynamics?

Work at one of Europe's most promising deep-tech semiconductor scale-ups.
Accelerated development path.
4 days per week in the Barcelona office (city center), 1 WFH.
1 week of work from everywhere in the world.
Competitive package.
A collaborative, technical, and growth-oriented environment that values direct ownership and clear thinking.

SENIOR

Solicitar ahora

Refina tu búsqueda

architecture designer empleos en barcelona barcelona provincia

Senior Formal Verification Engineer - Vector Unit (VU)

Lead Android Automotive Framework Developer

AI & Process Automation Engineer (Agents, Automation & Digitalisation)

Backend Developer Python, Django y Golang.

Quiero recibir la alerta de empleo más reciente de architecture designer en barcelona barcelona provincia

Related Searches

Explorar empleos en más ubicaciones

Description

Requirements

Herramientas para candidatos

Herramientas para empresas

Buscar

Mantener la conexión