20 publicaciones de empleo destacadas en fpga development (¡Están contratando!)

ASIC Design Engineer
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- Informática
- Seguro dental
Senior FPGA Engineer
Keysight Technologies, Inc. —Málaga, Málaga provincia
- Media jornada
- Inglés
- Máster
- C++
Senior Hardware Design Engineer (SOC - FPGA and Firmware)
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- C++
- Python
- Seguro dental
Senior FPGA Architect – SystemVerilog
Keysight Technologies, Inc. —Barcelona, Barcelona provincia
- Media jornada
- Doctorado
- Informática
- Máster
RF & Signal Processing Engineer
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- Inglés
- Desarrollo de software
- Python
- Seguro dental
FPGA and SoC Digital Electronics Engineer
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- Informática
- Seguro dental
Senior SW Architect - C++ Expert
Keysight Technologies, Inc. —Barcelona, Barcelona provincia
- Media jornada
- Teletrabajo
- Doctorado
- Informática
- Sistema operativo Windows
4d
Telecommunications Engineer - Waveform & Data Link Design
Indra —Madrid, Madrid provincia
- Inglés
- C++
Software Engineer (C/C++/C#/Python)
Keysight Technologies, Inc. —Málaga, Málaga provincia
- Media jornada
- Informática
- Sistema operativo Windows
- Máster
Embedded Systems Developer (Networking)
ARQUIMEA —Madrid, Madrid provincia
- Trabajo híbrido
- Doctorado
- Informática
- C++
Solicitud rápida
Engineering Lead- Options
Keyrock —Barcelona, Barcelona provincia
- Jornada completa
- Teletrabajo
- SQL
- C++
- Reclutamiento
HW Verification & Validation Engineer (DO-254)
Clue —Málaga, Málaga provincia
- Jornada completa
- Trabajo híbrido
- Inglés
3d
Principal Digital Design Engineer
Analog Devices —Valencia, Valencia provincia
- Jornada completa
- Máster
- Grado
Low-level SW Engineer for Real Time applications
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- C++
- Desarrollo de software
- Linux
- Seguro dental
Space Applications Software Engineer
GMV —Nigrán, Pontevedra provincia
- De lunes a viernes
- C++
- Machine learning
- Desarrollo de software
- Seguro dental
3d
Ingeniero/a Junior FPGAs para Equipos Electrónicos
Sener —Tres Cantos, Madrid provincia
- Trabajo híbrido
- Inglés
- Python
- Seguro médico privado
- Flexibilidad horaria
Solicitud rápida
Embedded Software Engineer - HW/SW Co-Design
Analog Devices —Valencia, Valencia provincia
- Jornada completa
- Java
- C++
- Desarrollo de software
Junior HW/SW Integration Engineer for Embedded Navigation Systems
GMV —Tres Cantos, Madrid provincia
- Trabajo híbrido
- C++
- Desarrollo de software
- Seguro dental
10d
Head of Engineering - Options
Keyrock —Barcelona, Barcelona provincia
- Jornada completa
- Teletrabajo
- SQL
- C++
- Reclutamiento
System Engineer for Electronic Equipment
Computadoras, Redes e Ingeniería, SA —Madrid, Madrid provincia
- Jornada completa
- Español
- Inglés
- Máster

Quiero recibir la alerta de empleo más reciente de fpga development

Al iniciar sesión en tu cuenta, aceptas las Condiciones del servicio de SimplyHired, nuestra Política sobre cookies y nuestra Política de privacidad.

ASIC Design Engineer

GMV -
Tres Cantos, Madrid provincia

Solicitar ahora

Detalles del empleo

Beneficios

Seguro dental

Cualificaciones

Informática
SoC
ARM
Debugging

Descripción completa del empleo

Are you looking for an innovative and consolidated place for your professional development? GMV is an experienced technology group and…

We are expanding our teams in the GNSS-User Segment Navigation unit to take on projects related to receivers technology.

We´ll get to the point; we'll tell you what's not on the web. If you want to know more about us go to GMV website.

WHAT CHALLENGE WILL YOU BE TAKING ON?

As part of the GMV Receivers team, you will have a key role in projects related to receiver technology, contributing to the development of projects and products with strong involvement in R&D activities.

You will participate in migrating an arquitecture currently implemented on Xilinx MPSoC / FPGA to an ASIC solution. Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware architecture, and definition of the ASIC implementation flow.

Your main tasks would be:

Define and evolve the target architecture for ASIC.
Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
Analyze and optimize internal interfaces (buses, memories, synchronization, clocks, and resets)
Participate in functional verification, simulation, and design debugging.
Contribute to the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT, and design closure.Document architecture, technical decisions, and validation results.

WHAT DO WE NEED IN OUR TEAM?

For this role, we are looking for graduates in Electronic Engineering, Telecommunications, Computer Science, or similar, with a specialization in the field of digital hardware programming.

Additionally, we are seeking profiles with knowledge of digital RTL design, FPGA , SoC or MPSoC architectures, internal buses, IP integration, and functional verification; as well as previous experience in ASIC flow and handling simulation and synthesis tools.

We will also value previous knowledge of STA, DFT, scan, low-power, UPF, floorplanning or backend; verification with SystemVerilog, UVM, assertions or cocotb; embedded ARM/RISC-V processors and hardware/software partitioning; and experience with Synopsys, Cadence, Siemens EDA, Vivado, or Vitis tools.

WHAT DO WE OFFER?

Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.

Flexible start and finish times, and intensive working hours Fridays and in summer.

Personalized career plan development, training and language learning support.

National and international mobility. Do you come from another country? We can offer you a relocation package.

Competitive compensation with ongoing reviews, flexible compensation and discount on brands.

Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financialhealth training, and much more!

️ In our recruitment processes you will always have telephone and personal contact, face-to-face or online, with our talent acquisition team. In addition, bank transfers and bank cards will never be requested. If you are contacted through any other process, please write to our team at [email protected]

❤️We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

WHAT ARE YOU WAITING FOR? JOIN US

#LI-Hybrid

If you have any questions please do not hesitate to contact Carolina Barber Caso, in charge of this vacancy.

Carolina Barber Caso

Solicitar ahora

Refina tu búsqueda

fpga development empleos

ASIC Design Engineer

Senior FPGA Engineer

Senior Hardware Design Engineer (SOC - FPGA and Firmware)

Senior FPGA Architect – SystemVerilog

RF & Signal Processing Engineer

FPGA and SoC Digital Electronics Engineer

Senior SW Architect - C++ Expert

Telecommunications Engineer - Waveform & Data Link Design

Software Engineer (C/C++/C#/Python)

Embedded Systems Developer (Networking)

Engineering Lead- Options

HW Verification & Validation Engineer (DO-254)

Principal Digital Design Engineer

Low-level SW Engineer for Real Time applications

Space Applications Software Engineer

Ingeniero/a Junior FPGAs para Equipos Electrónicos

Embedded Software Engineer - HW/SW Co-Design

Junior HW/SW Integration Engineer for Embedded Navigation Systems

Head of Engineering - Options

System Engineer for Electronic Equipment

Quiero recibir la alerta de empleo más reciente de fpga development

Herramientas para candidatos

Herramientas para empresas

Buscar

Mantener la conexión